

Design and Analysis of Phase-Locked Loop (PLL) in VLSI

IN VLSI
of phase-locked loop (PLL)
Design and Analysis

Name: BANDI THANISH KUMAR

College: IIIT DHARWAD



Introduction

- A **Phase-Locked Loop (PLL)** is an electronic circuit used to **synchronize frequency and phase**.
- Widely used in:
 - Communication systems
 - Clock generation
 - Signal processing
- It automatically adjusts output to match input signal.
- *Simple line to say:*
“PLL locks the output signal to input signal in frequency and phase.”


- **Objective**


- The main objectives of this project are:
- To design a complete PLL system using VLSI concepts
- To simulate and analyze its behavior using EDA tools
- To study important parameters like **capture range** and **lock-in range**
- To understand how phase and frequency synchronization is achieved
- To evaluate performance in terms of stability and response time

Basic PLL



Generic PLL






- Input $\rightarrow$ Phase Detector $\rightarrow$ LPF $\rightarrow$ VCO $\rightarrow$ Output
- Feedback loop maintains synchronization
- Core structure of PLL

Block Diagram of PLL

- Draw and explain:
- **Blocks:**
- Phase Detector (PD)
- Low Pass Filter (LPF)
- Voltage Controlled Oscillator (VCO)
- (Optional) Frequency Divider

- Flow:

Input $\rightarrow$ PD $\rightarrow$ LPF $\rightarrow$ VCO $\rightarrow$ Output $\rightarrow$ Feedback



- What you see in the diagram :

It has 3 main blocks :

1. Phase Detector


Compares input signal V_{in} with feedback signal
Produces an error signal

2. Low Pass Filter

Removes noise/high-frequency components
Gives a smooth control voltage

3. Voltage Controlled Oscillator (VCO)

Generates output V_{out}
Frequency depends on input control voltage



WORKING PROCEDURE

ЪКОЦЕДНЪЕ

МОЪКИН

Working Principle

The PLL operates based on feedback control:

- 1.The input signal is compared with the feedback signal using the phase detector
- 2.The phase difference generates an error signal
- 3.The LPF smoothens this signal and removes unwanted noise
- 4.The filtered signal controls the VCO frequency
- 5.The loop continues until phase error becomes zero (lock condition)

Once locked, the output frequency tracks the input frequency continuously.

Design of Individual Blocks

Phase Detector

- Compares phase difference between input and feedback signals
- Can be implemented using XOR gate or Phase-Frequency Detector (PFD)
- Output is proportional to phase error
- Determines accuracy of synchronization

Low Pass Filter

- Typically an RC filter
- Removes high-frequency components from PD output
- Controls loop dynamics such as stability and speed
- Affects lock time and noise immunity

Voltage Controlled Oscillator (VCO)


- Generates output frequency based on control voltage
- Output frequency increases or decreases with voltage
- Key parameter: **VCO Gain (K_{vco})**
- Critical for system performance and stability

Frequency Divider

- Divides output frequency before feedback
- Used for generating different frequencies
- Important in frequency synthesizers and clock systems


Phase Detector

- Compares input and feedback signals
- Output = phase difference
- XOR used for simple implementation
- Simple and efficient for digital PLL




Low Pass Filter

- Removes high-frequency noise
- Smoothens control voltage
- Controls stability of PLL
- Affects stability and lock time



Voltage Controlled Oscillator

- Generates output frequency
- Controlled by input voltage
- Key component in PLL



Important Concepts

Lock Range

- Range where PLL stays locked

Capture Range

- Range where PLL can acquire lock


Differences:

- Capture < Lock range

CAPTURE	LOCK RANGE
Used to start locking	Used to maintain Locking
Smaller	Larger
Initial stage	After Lock


Lock in Range :

Once PPL is Locked , it can track frequency changes in incoming signal.
The range of frequencies over which PPL can maintain lock with its incoming input signal is called as Lock in Range. It is usually Expressed as Percentage change of f_0 .




Capture Range :


The Range of frequencies over which PPL can acquire lock with an input signal is called Capture Range . It is also expressed in percentage f_0 .



Feedback signal phase is **leading**




Feedback signal phase is **lagging**



Phase detector output/Loop filter output changes depending on leading/lagging phase

- Characteristics of PPL

“Capture range is the frequency range where PLL can achieve lock, while lock range is the range where it can remain locked.”



Mathematical Concept (Simple)

- VCO equation:
- $f_{out} = f_{free} + K_v \cdot V_{control}$
- K_v =VCO gain
- $V_{control}$ =control voltage

Keep explanation simple:

“Output frequency increases when control voltage increases.”

Applications

- Clock generation in CPUs
- Frequency synthesis
- Wireless communication
- FM demodulation
- Data recovery systems

Mathematical Analysis(SIMPLE)

- The PLL can be modeled using control system theory
- Loop gain determines system stability
- Transfer function describes system response
- Phase error reduces as system approaches lock
- Stability depends on proper selection of LPF parameters

Simulation Setup

- Tools used: **Cadence Virtuoso / LTspice / Mentor Graphics**
- Steps:
 - Design individual blocks
 - Create schematic of PLL
 - Connect feedback loop
 - Apply input signal (sinusoidal/square wave)
- Set simulation parameters like frequency range and time period


Simulation Results

- Input vs Output Waveforms**

Initially, output differs from input

Gradually synchronizes with input

Final waveform shows matching frequency and phase



- Lock Condition**

The point where output tracks input exactly


Phase difference becomes constant

Stable waveform observed


Lock time measured from simulation

PPL Locking Behaviour

Before Lock : Waveform



After Lock : Waveform



PPL Locking Behaviour

Before Lock	After Lock
Input and output signals are not synchronized	Output signal is fully synchronized with input
Different frequency and phase	Same frequency and phase
Large phase error present	Phase error becomes constant (≈ 0)
PLL is trying to adjust	Stable output observed

Capture Range

- The frequency range within which PLL can acquire lock
- depends on loop gain and filter design
- Wider capture range improves performance
- Measured by varying input frequency

Lock-In Range

- Range within which PLL remains locked once achieved
- Smaller than capture range
- Important for maintaining stability
- Ensures continuous synchronization


Performance Analysis

Key performance parameters:

- **Lock Time:** Time taken to achieve synchronization
- **Stability:** Ability to maintain lock without oscillations
- **Noise Immunity:** Resistance to disturbances
- **Frequency Accuracy:** Precision of output signal


Graphs and Observations

Control Voltage v/s Time



- Control voltage varies initially
- Gradually stabilizes as PLL locks
- Constant voltage indicates steady state .

Frequency v/s Phase Difference



Shows relation between phase error and frequency

- Larger phase difference $\rightarrow$ larger correction
- As phase difference $\rightarrow 0$, system reaches lock .

Observations:

- Faster locking improves efficiency
- Proper filtering reduces noise
- Stable loop avoids oscillations

Advantages of PLL

- High accuracy in frequency control
- Automatic synchronization
- Good noise rejection
- Flexible and widely applicable

Applications

- Clock generation in processors and VLSI chips
- Frequency synthesizers
- FM demodulation
- Wireless communication systems
- Signal recovery circuits

Challenges Faced

- Designing stable loop filter
- Noise affecting VCO output
- Selecting proper parameters
- Achieving faster lock time without instability

Conclusion

The PLL system was successfully designed and simulated. It demonstrates effective phase and frequency synchronization. Proper tuning of parameters results in improved performance, stability, and faster locking.

Future Scope

- Implementation of Digital PLL (DPLL)
- Low power PLL design for portable devices
- High-frequency PLL for RF and 5G applications
- Integration into advanced VLSI system

THANK YOU

THANK YOU